

*D.K. To Enter*  
*12/3/24*  
*TNT*  
**AMENDMENTS TO THE CLAIMS**

This listing of the claims will replace all prior versions, and listing, of claims in the application:

**LISTING OF CLAIMS**

1-26. (Cancelled)

<sup>1</sup>  
~~27.~~ (Previously Presented) A memory device comprising:

at least one synchronously controlled global element; and

a plurality of self-timed local elements, wherein at least one of said self-timed local elements interfaces with said synchronous controlled global element.

<sup>2</sup>  
~~28.~~ (Previously presented) The memory device of Claim <sup>1</sup>~~27~~, wherein said at least one synchronously controlled global element includes a global predecoder.

<sup>3</sup>  
~~29.~~ (Previously presented) The memory device of Claim <sup>1</sup>~~27~~, wherein said at least one synchronously controlled global element comprises at least one global decoder.

<sup>4</sup>  
~~30.~~ (Previously presented) The memory device of Claim <sup>1</sup>~~27~~, wherein said at least one synchronously controlled global element comprises at least one global controller.

<sup>5</sup>  
~~31.~~ (Previously Presented) The memory device of Claim ~~27~~<sup>1</sup>, wherein said at least one synchronously controlled global element comprises at least one global sense amplifier.

<sup>6</sup>  
~~32.~~ (Previously Presented) The memory device of Claim ~~27~~<sup>1</sup>, wherein said plurality of self-timed local elements comprises a plurality of memory cells forming at least one cell array.

<sup>7</sup>  
~~33.~~ (Previously Presented) The memory device of Claim ~~27~~<sup>1</sup>, wherein said plurality of self-timed local elements comprises at least one local decoder.

<sup>8</sup>  
~~34.~~ (Previously Presented) The memory device of Claim ~~27~~<sup>1</sup>, wherein said plurality of self-timed local elements comprises at least one local sense amplifier.

<sup>9</sup>  
~~35.~~ (Previously Presented) The memory device of Claim ~~27~~<sup>1</sup>, wherein said plurality of self-timed local elements comprises at least one cluster.

<sup>10</sup>  
~~36.~~ (Previously Presented) The memory device of Claim ~~27~~<sup>1</sup>, wherein said plurality of self-timed local elements comprises at least one block.

<sup>11</sup>  
~~37.~~ (Previously Presented) The memory device of Claim ~~27~~<sup>1</sup>, wherein said block comprises at least one sub-block.

<sup>12</sup>  
~~38.~~ (Previously Presented) The memory device of Claim <sup>1</sup>~~27~~, wherein said plurality of self-timed local elements comprise:

- a plurality of memory cells forming at least one cell array;
- at least one local decoder interfacing with said at least one cell array;
- at least one local sense amplifier interfacing with said local decoder and said cell array and adapted to precharge and equalize at least one line coupled thereto; and
- at least one local controller interfacing with and coordinating at least said local decoder and sense amplifier.

<sup>13</sup>  
~~39.~~ (Previously Presented) The memory device of Claim <sup>12</sup>~~38~~, wherein said plurality of self-timed local elements further comprise at least one cluster.

<sup>14</sup>  
~~40.~~ (Previously Presented) The memory device of Claim <sup>1</sup>~~27~~ comprising a plurality of synchronous controlled global elements.

<sup>15</sup>  
~~41.~~ (Previously Presented) The memory device of Claim <sup>14</sup>~~40~~, wherein at least two of said self-timed local elements interface with at least two different synchronous controlled global elements.

<sup>18</sup>  
~~42.~~ (Currently Amended) A synchronous self-timed memory structure comprising:

- a plurality of memory cells forming at least one cell array;
- at least one self-timed local decoder interfacing with said at least one cell array;

at least one self-timed local sense amplifier interfacing with at least said one self-timed ~~controlled~~ local decoder and said cell array and adapted to precharge and equalize at least one line coupled thereto; and

at least one self-timed local controller interfacing with and coordinating said self-timed local decoder and said self-timed sense amplifier.

<sup>19</sup>  
~~43.~~ (Previously Presented) The memory structure of Claim <sup>18</sup>~~42~~, further including at least one line replicating a global bit line interfacing with said self-timed local controller.

<sup>20</sup>  
~~44.~~ (Previously Presented) The memory structure of Claim <sup>18</sup>~~42~~, wherein said self-timed local sense amplifier is adapted to multiplex at least two sense amplifiers.

<sup>21</sup>  
~~45.~~ (Previously Presented) The memory structure of Claim <sup>18</sup>~~42~~, wherein said self-timed local sense amplifier is adapted to multiplex four sense amplifiers to a multiplexed line coupled to said self-timed local sense amplifier.

<sup>26</sup>  
~~46.~~ (Previously Presented) A synchronous controlled hierarchical memory structure that comprises a logical portion of a larger memory device, the hierarchical memory structure comprising:

a plurality of memory cells forming at least one cell array;

at least one self-timed local decoder interfacing with said at least one cell array;

at least one self-timed local sense amplifier interfacing with said at least one self-timed local decoder and said at least one cell array and adapted to precharge and equalize at least one line coupled thereto; and

at least one self-timed local controller interfacing with and coordinating said at least one self-timed local decoder and said at least one self-timed local sense amplifier.

<sup>31</sup>  
~~47~~. (Previously Presented) A method of performing a read operation using a synchronous controlled memory device containing at least one logical memory subsystem, the method comprising:

selecting at least one cell array;

selecting at least one sub-block in the logical memory subsystem;

isolating at least one self-timed local sense amplifier;

activating a local wordline;

discharging at least one bitline in at least one bitline pair;

developing a differential voltage across said bitline pair;

stopping said discharge; and

equalizing and precharging said bitline pair.

<sup>32</sup>  
<sup>31</sup>  
~~48~~. (Previously Presented) The method of Claim ~~47~~, further comprising activating at least one mux line to select said cell array.

49.-50. (Cancelled)

<sup>35</sup>  
~~51.~~ (Previously Presented) A method of performing a write operation using a memory device containing at least one logical memory subsystem, the method comprising:

a global controller receiving data transmitted on at least one write bank line;  
transmitting a high signal on a local word line; and  
selecting at least one memory cell.

<sup>44</sup>  
~~52.~~ (Previously Presented) A method of performing a write operation using a memory device containing at least one logical memory subsystem, the method comprising:

a global sense amp receiving data transmitted on at least one write bank line;  
transmitting a high signal on a local word line; and  
selecting at least one memory cell.

53. (Previously Presented) A method of performing a write operation using a memory device containing at least one logical memory subsystem, the method comprising:

receiving data transmitted on at least one write bank line;  
transmitting a high signal on a local word line; and

selecting at least one memory cell, wherein data to be written in said selected memory cell is put onto a global bit line synchronously with said at least one local write bank line.

<sup>36</sup>  
~~54.~~ (Previously Presented) The method of Claim <sup>35</sup>~~51~~ wherein data to be written in said selected memory cell is put onto a global bit line synchronously with said at least one local write bank line.

<sup>37</sup>  
~~55.~~ (Previously Presented) The method of Claim <sup>35</sup>~~51~~ comprising requesting the write operation.

<sup>38</sup>  
~~56.~~ (Previously Presented) The method of Claim <sup>35</sup>~~51~~ comprising preparing for a next access.

<sup>39</sup>  
~~57.~~ (Previously Presented) The method of Claim <sup>38</sup>~~56~~ wherein preparing for said next access comprises precharging at least one bit line.

<sup>40</sup>  
~~58.~~ (Previously Presented) The method of Claim <sup>35</sup>~~51~~ wherein said memory cell comprises at least one SRAM memory cell.

<sup>41</sup>  
~~59.~~ (Previously Presented) The method of Claim <sup>35</sup>~~51~~ wherein said memory cell comprises at least one DRAM memory cell.

<sup>42</sup>  
~~60.~~ (Previously Presented) The method of Claim <sup>35</sup>~~51~~ wherein said memory cell comprises at least one ROM memory cell.

<sup>43</sup>  
~~61.~~ (Previously Presented) The method of Claim <sup>35</sup>~~51~~ wherein said memory cell comprises at least one PLA memory cell.

<sup>45</sup>  
~~62.~~ (Previously Presented) The method of Claim <sup>44</sup>~~52~~ wherein data to be written in said selected memory cell is put onto a global bit line synchronously with said at least one local write bank line.

<sup>46</sup>  
~~63.~~ (Previously Presented) The method of Claim <sup>44</sup>~~52~~ comprising requesting the write operation.

<sup>47</sup>  
~~64.~~ (Previously Presented) The method of Claim <sup>44</sup>~~52~~ comprising preparing for a next access.

<sup>48</sup>  
~~65.~~ (Previously Presented) The method of Claim <sup>47</sup>~~64~~ wherein preparing for said next access comprises precharging at least one bit line.

<sup>49</sup>  
~~66.~~ (Previously Presented) The method of Claim <sup>45</sup>~~52~~ wherein said memory cell comprises at least one SRAM memory cell.

<sup>50</sup>  
~~67.~~ (Previously Presented) The method of Claim <sup>44</sup>~~52~~ wherein said memory cell comprises at least one DRAM memory cell.

<sup>51</sup>  
~~68.~~ (Previously Presented) The method of Claim <sup>44</sup>~~52~~ wherein said memory cell comprises at least one ROM memory cell.

<sup>52</sup>  
~~69.~~ (Previously Presented) The method of Claim <sup>44</sup>~~52~~ wherein said memory cell comprises at least one PLA memory cell.

<sup>53</sup>  
~~70.~~ (Previously Presented) The method of Claim ~~53~~ comprising requesting the write operation.

<sup>55</sup>  
~~71.~~ (Previously Presented) The method of Claim ~~53~~ comprising preparing for a next access.

<sup>56</sup>  
~~72.~~ (Previously Presented) The method of Claim <sup>55</sup>~~71~~ wherein preparing for said next access comprises precharging at least one bit line.

<sup>57</sup>  
~~73.~~ (Previously Presented) The method of Claim ~~53~~ wherein said memory cell comprises at least one SRAM memory cell.



<sup>58</sup>  
~~74.~~ (Previously Presented) The method of Claim 53 wherein said memory cell comprises at least one DRAM memory cell.

<sup>59</sup>  
~~75.~~ (Previously Presented) The method of Claim 53 wherein said memory cell comprises at least one ROM memory cell.

<sup>60</sup>  
~~76.~~ (Previously Presented) The method of Claim 53 wherein said memory cell comprises at least one PLA memory cell.

<sup>61</sup>  
~~77.~~ (Previously Presented) The method of Claim 53 comprising pulling down said at least one local write bank line at the same time as said global bit line.

<sup>62</sup>  
~~78.~~ (Previously Presented) The method of Claim <sup>61</sup>~~77~~ comprising pulling down said at least one local write bank line at a faster rate than said global bit line.

<sup>16</sup>  
~~79.~~ (Previously Presented) The memory device of Claim <sup>1</sup>~~27~~ wherein the memory device comprises an SRAM memory device.

<sup>17</sup>  
~~80.~~ (Previously Presented) The memory device of Claim <sup>1</sup>~~27~~ wherein the memory device comprises a DRAM memory device.

<sup>22</sup>  
~~81.~~ (Previously Presented) The memory structure of Claim <sup>18</sup>~~42~~ wherein said plurality of memory cells comprise at least one SRAM memory cell.

<sup>23</sup>  
~~82.~~ (Previously Presented) The memory structure of Claim <sup>18</sup>~~42~~ wherein said plurality of memory cells comprise at least one DRAM memory cell.

<sup>24</sup>  
~~83.~~ (Previously Presented) The memory structure of Claim <sup>18</sup>~~42~~ wherein said plurality of memory cells comprise at least one ROM memory cell.

<sup>25</sup>  
~~84.~~ (Previously Presented) The memory structure of Claim <sup>18</sup>~~42~~ wherein said plurality of memory cells comprise at least one PLA memory cell.

<sup>27</sup>  
~~85.~~ (Previously Presented) The memory structure of Claim ~~46~~<sup>26</sup> wherein said plurality of memory cells comprise at least one SRAM memory cell.

<sup>28</sup>  
~~86.~~ (Previously Presented) The memory structure of Claim ~~46~~<sup>26</sup> wherein said plurality of memory cells comprise at least one DRAM memory cell.

<sup>29</sup>  
~~87.~~ (Previously Presented) The memory structure of Claim ~~46~~<sup>26</sup> wherein said plurality of memory cells comprise at least one ROM memory cell.

<sup>30</sup>  
~~88.~~ (Previously Presented) The memory structure of Claim ~~46~~<sup>26</sup> wherein said plurality of memory cells comprise at least one PLA memory cell.

<sup>33</sup>  
~~89.~~ (Previously Presented) The method of Claim ~~47~~<sup>31</sup> wherein the memory device comprises a SRAM memory device.

<sup>34</sup>  
~~90.~~ (Previously Presented) The method of Claim ~~47~~<sup>31</sup> wherein the memory device comprises a DRAM memory device.